Notice of References Cited Application/Control No. Applicant(s)/Patent Under Reexamination MCELHENY, PETER JOHN Examiner Phallaka Kik Page 1 of 4

U.S. PATENT DOCUMENTS

*		Document Number Country Code-Number-Kind Code	Date MM-YYYY	Name	Classification
*	Α	US-2004/0216074	10-2004	Hart et al.	716/016
*	В	US-6,324,678	11-2001	Dangelo et al.	716/18
*	С	US-6,038,386	03-2000	Jain, Gitu	716/16
*	D	US-5,712,790	01-1998	Ditlow et al.	716/2
*	Е	US-6,345,379	02-2002	Khouja et al.	716/4
*	F	US-2005/0091629	04-2005	Eisenstadt et al.	716/013
*	G	US-6,075,932	06-2000	Khouja et al.	716/4
*	Н	US-2005/0097496	05-2005	Koike et al.	716/013
*	-	US-2004/0025135	02-2004	Hart et al.	716/16
*	J	US-6,777,978	08-2004	Hart et al.	326/38
*	К	US-6,681,376	01-2004	Balasinski et al.	716/4
*	٦	US-6,289,488	09-2001	Dave et al.	716/1
*	М	US-6,230,303	05-2001	Dave, Bharat P.	716/7

FOREIGN PATENT DOCUMENTS

*		Document Number Country Code-Number-Kind Code	Date MM-YYYY	Country	Name	Classification
	N	EP 416903 A2	03-1991	European Patent	WHITTEN et al.	H01L 21/3205
	0	EP 667679 A1	08-1995	European Patent	HANWOOD, MARK G C O	H03K 19/173
	Р					•
	α					
	R					
	s					
	Т					

NON-PATENT DOCUMENTS

*		Include as applicable: Author, Title Date, Publisher, Edition or Volume, Pertinent Pages)
	U	NN8803247, "Power Reduction Method for Static CMOS Programmable Logic Arrays (Plas)", IBM Technical Disclosure Bulletin, Vol. 30, No. 10, March 1988, pp. 247-248 (pages).
	v	NN940169, "Asymmetric Transition Dual-Rail Signalling", IBM Technical Disclosure Bulletin, Vol. 37, No. 1, January 1994, pp. 69-84 (pages).
	w	NN9603163, "Programmable Logic Array Worst Case Negative-OR Procedure", IBM Technical Disclosure Bulletin, Vol. 39, No. 3, March 1996, pp. 163-164 (pages).
	x	Landers et al., "A Multiplexer-Based Architecture for High-Density, Low-Power Gate Arrays", IEEE Journal of Solid-State Circuits, Vol. 30, No. 4, April 1995, pp. 392-396.

*A copy of this reference is not being furnished with this Office action. (See MPEP § 707.05(a).)

Dates in MM-YYYY format are publication dates. Classifications may be US or foreign.

Notice of References Cited Application/Control No. 10/763,733 Applicant(s)/Patent Under Reexamination MCELHENY, PETER JOHN Examiner Phallaka Kik Applicant(s)/Patent Under Reexamination MCELHENY, PETER JOHN Page 2 of 4

U.S. PATENT DOCUMENTS

*		Document Number Country Code-Number-Kind Code	Date MM-YYYY	Name	Classification
*	Α	US-6,562,638	05-2003	Balasinski et al.	438/14
*	В	US-2005/0198606	09-2005	Gupta et al.	716/018
*	С	US-2005/0071800	03-2005	Liu, Ming-Kang	716/018
*	D	US-2004/0250231	12-2004	Killian et al.	716/018
*	Е	US-2003/0208733	11-2003	Sokolov, Serguei A.	716/4
*	F	US-6,871,172	03-2005	Sanders, Lester	703/14
*	G	US-6,480,815	11-2002	Olson et al.	703/14
*	Η	US-6,195,630	02-2001	Mauskar et al.	703/18
*	ı	US-5,949,689	09-1999	Olson et al.	703/14
*	J	US-5,508,939	04-1996	Kim et al.	716/7
*	К	US-5,694,055	12-1997	Shimanek, Schuyler E.	326/37
*	٦	US-6,868,014	03-2005	Melik-Martirosian et al.	365/185.28
*	М	US-6,871,172	03-2005	Sanders, Lester	703/14

FOREIGN PATENT DOCUMENTS

*		Document Number Country Code-Number-Kind Code	Date MM-YYYY	Country	' Name	Classification
	Z					
	0					
	Р					
	α					
	R					
	s					
	Т					

NON-PATENT DOCUMENTS

	T	
*		Include as applicable: Author, Title Date, Publisher, Edition or Volume, Pertinent Pages)
	U	Roy, "Power-Dissipation Driven FPGA Place and Route Under Timing Constraints", IEEE Transactions on Circuits and Systems-I: Fundamental Theory and Applications, Vol. 46, No. 5, May 1999, pp. 634-637.
	V	Rahman et al., "Wiring Requirement and Three-Dimensional Integration Technology for Field Programmable Gate Arrays", IEEE Transactions on Very Large Scale Integration (VLSI) Systems, Vol. 11, No. 1, February 2003, pp. 44-54.
	w	Goda et al., "SiGe HBT BiCMOS FPGAs for fast reconfigurable computing", IEE Proceddings of Computers and Digital Techniques, Vol. 147, No. 3, May 2000, pp. 189-194.
	×	Marik et al., "Energy-aware logic synthesis and technology mapping for MUX-based FPGAs", Proceedings of 17th International Conference on VLSI Design, January 20004, pp. 73-78.

*A copy of this reference is not being furnished with this Office action. (See MPEP § 707,05(a).)
Dates in MM-YYYY format are publication dates. Classifications may be US or foreign.

Notice of References Cited Application/Control No. 10/763,733 Applicant(s)/Patent Under Reexamination MCELHENY, PETER JOHN Examiner Phallaka Kik Page 3 of 4

U.S. PATENT DOCUMENTS

*		Document Number Country Code-Number-Kind Code	Date MM-YYYY	Name	Classification
*	Α	US-6,768,338	07-2004	Young et al.	326/44
*	В	US-5,576,636	11-1996	Baucom, Terry L.	326/39
	O	US-			
	D	US-			
	E	US-			
	F	US-			
	G	US-			
	Н	US-			
	ı	US-			
	J	US-			
	к	US-			
	L	US-			
	М	US-			

FOREIGN PATENT DOCUMENTS

*		Document Number Country Code-Number-Kind Code	Date MM-YYYY	Country	Name	Classification
	Ν					
	0					
	Р		·			
	Q					
	R					
	S					
	T					

NON-PATENT DOCUMENTS

*		Include as applicable: Author, Title Date, Publisher, Edition or Volume, Pertinent Pages)
	U	Tseng et al., "A power driven two-level logic optimizer", Proceedings of the ASP-DAC Asia and South Pacific Design Automation Conference, 28 January 1997, pp. 28-31.
	v	Shang et al., "High-level power modeling of CPLDs and FPGAs", 2001 International Conference on Computer Design, 23 September 2001, pp. 46-51.
	w	Anderson et al., "Power-aware technology mapping for LUT-based FPGAs", 2002 IEEE International Conference on Field-Programmable Technology, 16 December 2002, pp. 211-218.
	х	Tuan et al., "Leakage Power Analysis of a 90nm FPGA", Proceedings of the IEEE 2003 Custom Integrated Circuits Conference, 21 September 2003, pp. 57-60.

*A copy of this reference is not being furnished with this Office action. (See MPEP § 707.05(a).)

Dates in MM-YYYY format are publication dates. Classifications may be US or foreign.

Notice of References Cited Application/Control No. 10/763,733 Applicant(s)/Patent Under Reexamination MCELHENY, PETER JOHN Examiner Phallaka Kik Page 4 of 4

U.S. PATENT DOCUMENTS

*		Document Number Country Code-Number-Kind Code	Date MM-YYYY	Name	Classification
	Α	US-			
	В	US-			
	С	US-			
	D	US-			
	Е	US-			
	F	US-			
	G	US-			
	H	US-			
	ı	US-			
	j	US-			
	к	US-			
	L	US-			
	М	US-			

FOREIGN PATENT DOCUMENTS

*		Document Number Country Code-Number-Kind Code	Date MM-YYYY	Country	Name	Classification
	N					
	0					
	Р					
	Q					
	R					
	s					
	Т					

NON-PATENT DOCUMENTS

*		Include as applicable: Author, Title Date, Publisher, Edition or Volume, Pertinent Pages)					
	U	Calhoun et al., "Design Methodology for fine-grained leakage control in MTCMOS", Proceedings of the 2003 International Symposium on Low Power Electronics and Design, 25 August 2003, pp. 104-109.					
	V						
	w						
	x						

^{*}A copy of this reference is not being furnished with this Office action. (See MPEP § 707.05(a).)

Dates in MM-YYYYY format are publication dates. Classifications may be US or foreign.